| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
Minor tweaks to core remote FPGA file to eliminate Yosys warnings and reduce design size
|
| |
|
|
|
|
| |
This extends commit d8856bdf
|
| |
|
| |
|
| |
|
|
|
|
| |
not support it
|
|
|
|
| |
support it
|
|
|
|
| |
This makes integration more useful, as the integrator can wind up quickly with DC biased signals
|
| |
|
|
|
|
| |
This fixes a FTBFS on newer versions of GCC
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|