Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Relayout the GUI to be more in line with expected norms | Timothy Pearson | 2014-01-10 | 1 | -1/+1 |
| | | | | | Add user logic reset signal Stabilize data transfer | ||||
* | Add initial GOMC compatible uLab debug system hardware design files | Timothy Pearson | 2014-01-09 | 8 | -741/+0 |
| | |||||
* | Add initial GPMC test program and associated files for BeagleBone Black | Timothy Pearson | 2014-01-09 | 2 | -2/+3 |
| | |||||
* | Add initial version of SVF player for Beaglebone Black | Timothy Pearson | 2014-01-01 | 4 | -0/+593 |
| | |||||
* | Fix prior commit | Timothy Pearson | 2013-10-30 | 1 | -1/+1 |
| | |||||
* | Fix progress bar not moving during DSP data reception | Timothy Pearson | 2013-10-30 | 1 | -4/+6 |
| | | | | Fix syntax error in demo main.v file | ||||
* | Allow data processing RAM size to be configured by changing a Verilog ↵ | Timothy Pearson | 2013-10-30 | 2 | -10/+12 |
| | | | | parameter on the FPGA side | ||||
* | Fix image distortion when certain greyscale values are utilized | Timothy Pearson | 2013-10-30 | 1 | -12/+12 |
| | | | | Store last used values in FPGA viewer and programmer GUI for convenience on GUI restart | ||||
* | Fix 7-segment LED display and add sample driver for the same | Timothy Pearson | 2013-10-14 | 2 | -12/+67 |
| | |||||
* | Use 10-pin headers for ulab debug interface serial port on Spartan 6 | Timothy Pearson | 2013-04-21 | 1 | -2/+2 |
| | |||||
* | Add sample image processing module to Spartan 6 demo project | Timothy Pearson | 2013-04-17 | 1 | -5/+72 |
| | |||||
* | Properly report device programming errors | Timothy Pearson | 2013-04-15 | 1 | -0/+11 |
| | |||||
* | Avoid usage of TQTimer::singleShot in the FPGA viewer part | Timothy Pearson | 2013-03-13 | 1 | -1/+1 |
| | | | | Repair "think-o" in the Spartan 6 block RAM HDL | ||||
* | Add sample design for Spartan 6 and ISE 14.4 | Timothy Pearson | 2013-03-13 | 8 | -3/+615 |
| | |||||
* | Update remote debug module and clean up FPGA section of the source tree | Timothy Pearson | 2013-03-13 | 3 | -2364/+3 |
| | |||||
* | Add verified Xilinx programming script and device type extractor | Timothy Pearson | 2012-11-20 | 3 | -1/+107 |
| | |||||
* | Minor cleanup | Timothy Pearson | 2012-11-20 | 1 | -10/+11 |
| | |||||
* | Add magic 64 bytes to S6 svf file | Timothy Pearson | 2012-11-20 | 2 | -2/+27 |
| | |||||
* | Add initial untested support for Spartan 6 devices | Timothy Pearson | 2012-11-20 | 2 | -1/+84 |
| | |||||
* | Initial rpi jtag support | Timothy Pearson | 2012-10-04 | 1 | -106/+93 |
| | |||||
* | Update makefiles | Timothy Pearson | 2012-10-02 | 2 | -4/+58 |
| | |||||
* | Add initial files for direct FPGA programming | Timothy Pearson | 2012-10-01 | 96 | -0/+26114 |
| | |||||
* | Add public domain FPGA files for Xilinx s3/s3e | Timothy Pearson | 2012-05-14 | 2 | -0/+2364 |