summaryrefslogtreecommitdiffstats
path: root/fpga/xilinx
Commit message (Collapse)AuthorAgeFilesLines
* Allow data processing RAM size to be configured by changing a Verilog ↵Timothy Pearson2013-10-302-10/+12
| | | | parameter on the FPGA side
* Fix image distortion when certain greyscale values are utilizedTimothy Pearson2013-10-301-12/+12
| | | | Store last used values in FPGA viewer and programmer GUI for convenience on GUI restart
* Fix 7-segment LED display and add sample driver for the sameTimothy Pearson2013-10-142-12/+67
|
* Use 10-pin headers for ulab debug interface serial port on Spartan 6Timothy Pearson2013-04-211-2/+2
|
* Add sample image processing module to Spartan 6 demo projectTimothy Pearson2013-04-171-5/+72
|
* Properly report device programming errorsTimothy Pearson2013-04-151-0/+11
|
* Avoid usage of TQTimer::singleShot in the FPGA viewer partTimothy Pearson2013-03-131-1/+1
| | | | Repair "think-o" in the Spartan 6 block RAM HDL
* Add sample design for Spartan 6 and ISE 14.4Timothy Pearson2013-03-138-3/+615
|
* Update remote debug module and clean up FPGA section of the source treeTimothy Pearson2013-03-133-2364/+3
|
* Add verified Xilinx programming script and device type extractorTimothy Pearson2012-11-203-1/+107
|
* Minor cleanupTimothy Pearson2012-11-201-10/+11
|
* Add magic 64 bytes to S6 svf fileTimothy Pearson2012-11-202-2/+27
|
* Add initial untested support for Spartan 6 devicesTimothy Pearson2012-11-202-1/+84
|
* Initial rpi jtag supportTimothy Pearson2012-10-041-106/+93
|
* Update makefilesTimothy Pearson2012-10-022-4/+58
|
* Add initial files for direct FPGA programmingTimothy Pearson2012-10-0196-0/+26114
|
* Add public domain FPGA files for Xilinx s3/s3eTimothy Pearson2012-05-142-0/+2364