summaryrefslogtreecommitdiffstats
path: root/clients/tde/src
Commit message (Expand)AuthorAgeFilesLines
* Add preliminary data export support to oscilloscope partTimothy Pearson2019-06-303-0/+34
* Move scope controls into scroll areaTimothy Pearson2019-06-233-105/+148
* Add postprocessing support to channelsTimothy Pearson2019-05-135-17/+229
* Add ROM files to selection list for FPGA programming partTimothy Pearson2019-04-281-1/+1
* Enhance horizontal cursor labels in scope zoom widgetTimothy Pearson2019-04-063-1/+18
* Disable GSS-SPNEGO when connecting as the underlying uLab libraries do not su...Timothy Pearson2019-03-071-0/+3
* Add additional volts/div steps to integration math traceTimothy Pearson2019-03-011-0/+11
* Add average/integral/derivative math operatorsTimothy Pearson2019-02-031-1/+66
* Use std::abs() instead of abs()Timothy Pearson2019-02-011-5/+5
* Update more copyright datesTimothy Pearson2019-01-247-7/+7
* Fix FTBFS from TQT conversion commitTimothy Pearson2019-01-2419-36/+36
* Update copyright datesTimothy Pearson2019-01-2414-15/+15
* Finish QT-->TQT conversionTimothy Pearson2019-01-2431-46/+46
* Add Kerberos flags to Automake include listsTimothy Pearson2019-01-2412-12/+12
* Fix math traces failing after normal scope updates randomly set current desti...Timothy Pearson2017-07-291-12/+12
* Fix crash on reconnectTimothy Pearson2016-12-271-0/+1
* Allow reconnection after certain types of disconnection eventTimothy Pearson2016-12-271-0/+1
* Fix crash on sensor monitor startupTimothy Pearson2016-12-271-6/+6
* Restore measured parameters when waveform file is loadedTimothy Pearson2015-09-122-30/+17
* Save sweep parameters in waveform fileTimothy Pearson2015-09-122-0/+19
* Add inital component analyzer partTimothy Pearson2015-09-1210-26/+2242
* Fix minor error in FPGAViewPart sourcesTimothy Pearson2015-09-111-0/+1
* Add seven segment display array widgetTimothy Pearson2015-09-112-0/+196
* Move seven segment display widget to common widget directoryTimothy Pearson2015-09-1110-478/+546
* Update ProtoTerminal part to use threading and message queuesTimothy Pearson2015-09-112-110/+281
* Fix a number of memory initialization glitchesTimothy Pearson2014-09-143-55/+62
* Add autodetection of FFTS library presenceTimothy Pearson2014-09-072-4/+13
* Add math waveform support to scope viewerTimothy Pearson2014-09-064-9/+766
* Minor update to trace widgetTimothy Pearson2014-09-042-4/+7
* Fix scope part crashesTimothy Pearson2014-04-286-7/+92
* Add trigger channel set to scope partTimothy Pearson2014-04-255-18/+142
* Remove accidentally included Makefile.inTimothy Pearson2014-04-241-871/+0
* Add timebase controls to scope partTimothy Pearson2014-04-245-128/+400
* Fix a number of out of range warningsTimothy Pearson2014-03-088-31/+108
* Add ability to set digital trace viewer cursors with the mouseTimothy Pearson2014-03-043-44/+211
* Add ability to display values of traces at selected cursor positionTimothy Pearson2014-03-043-27/+311
* Fill area under logical 1s in TraceWidget digital modeTimothy Pearson2014-03-043-5/+54
* Fix slow TraceWidget redrawTimothy Pearson2014-03-036-67/+194
* Update license headers in TDE clientTimothy Pearson2014-02-2718-30/+220
* First pass of logic analyzer functionality (client and FPGA core)Timothy Pearson2014-02-2713-58/+2628
* Add left trace sidebar option to trace viewer widgetTimothy Pearson2014-01-295-32/+382
* Add ability to hard reset user deviceTimothy Pearson2014-01-132-0/+6
* Automatically prompt for username/password if Kerberos ticket is invalidTimothy Pearson2014-01-133-2/+51
* Add serial console clientTimothy Pearson2014-01-138-5/+423
* Fix prototerminal reception of multiple lines of textTimothy Pearson2014-01-131-5/+8
* Add prototyping terminal to uLab client for TDETimothy Pearson2014-01-136-1/+410
* Relayout the GUI to be more in line with expected normsTimothy Pearson2014-01-103-170/+194
* Increase DSP memory sizeTimothy Pearson2014-01-101-2/+6
* Fix progress bar not moving during DSP data receptionTimothy Pearson2013-10-301-2/+7
* Allow data processing RAM size to be configured by changing a Verilog paramet...Timothy Pearson2013-10-303-12/+38
generated by cgit v1.2.1 (git 2.18.0) at 2024-11-27 17:01:33 +0000