| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Allow data processing RAM size to be configured by changing a Verilog paramet... | Timothy Pearson | 2013-10-30 | 1 | -2/+2 |
| * | Work around data transfer problems in FTDI serial converters | Timothy Pearson | 2013-03-04 | 1 | -2/+70 |
| * | Add interface mode selection | Timothy Pearson | 2012-07-04 | 1 | -12/+12 |
| * | Fix UI layout of FPGA part | Timothy Pearson | 2012-07-04 | 1 | -155/+321 |
| * | Add initial batch mode processing logic | Timothy Pearson | 2012-07-04 | 1 | -1/+1 |
| * | Add preliminary basic remotefpga protocol support | Timothy Pearson | 2012-07-03 | 1 | -18/+192 |
| * | Stabilize clients and complete basic view layout/widgets | Timothy Pearson | 2012-07-02 | 1 | -0/+216 |
| * | Fix crashes in servers | Timothy Pearson | 2012-07-01 | 1 | -2/+163 |
| * | Add skeleton for FPGA viewer | Timothy Pearson | 2012-06-26 | 1 | -0/+77 |
 |
index : ulab | |
| Donated space for related uLab project | TDE Gitea Workspace |
| summaryrefslogtreecommitdiffstats |