| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Slow demo file 7-segment clock to a more reasonable KHz value | Timothy Pearson | 2019-04-28 | 1 | -104/+104 |
| * | Fix incorrect pin assignment for 7-segment LED display | Timothy Pearson | 2019-04-28 | 2 | -4/+4 |
| * | Enable remaining I/O busses on Lattice control FPGA | Timothy Pearson | 2019-04-28 | 3 | -13/+59 |
| * | Add test program for Lattice guest FPGAs | Timothy Pearson | 2019-04-28 | 3 | -0/+333 |
| * | Add user logic reset support to serial version of FPGA control interface | Timothy Pearson | 2019-04-28 | 2 | -1/+5 |
| * | Add intial version of Lattice remote FPGA interface | Timothy Pearson | 2019-04-28 | 5 | -0/+296 |
 |
index : ulab | |
| Donated space for related uLab project | TDE Gitea Workspace |
| summaryrefslogtreecommitdiffstats |