index
:
ulab
master
Donated space for related uLab project
TDE Gitea Workspace
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
fpga
/
xilinx
/
digilent
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fix progress bar not moving during DSP data reception
Timothy Pearson
2013-10-30
1
-4
/
+6
*
Allow data processing RAM size to be configured by changing a Verilog paramet...
Timothy Pearson
2013-10-30
2
-10
/
+12
*
Fix image distortion when certain greyscale values are utilized
Timothy Pearson
2013-10-30
1
-12
/
+12
*
Fix 7-segment LED display and add sample driver for the same
Timothy Pearson
2013-10-14
2
-12
/
+67
*
Use 10-pin headers for ulab debug interface serial port on Spartan 6
Timothy Pearson
2013-04-21
1
-2
/
+2
*
Add sample image processing module to Spartan 6 demo project
Timothy Pearson
2013-04-17
1
-5
/
+72
*
Avoid usage of TQTimer::singleShot in the FPGA viewer part
Timothy Pearson
2013-03-13
1
-1
/
+1
*
Add sample design for Spartan 6 and ISE 14.4
Timothy Pearson
2013-03-13
8
-3
/
+615
*
Update remote debug module and clean up FPGA section of the source tree
Timothy Pearson
2013-03-13
3
-2364
/
+3
*
Add public domain FPGA files for Xilinx s3/s3e
Timothy Pearson
2012-05-14
2
-0
/
+2364